Издательство не указано, 2005. - 49p.
The purpose of this document is to describe two different ways of performing transient analysis on cell libraries using Cadence tools. Author try to provide a step-by-step procedure for simulation using Analog Environment and the Hierarchy Editor. Additionally, author discuss attempts to transition from graphically based simulation and timing extraction to text based using Verilog AMS and scripting.